Question

You are building an L1 data cache for a 32-bit ARMv8 processor. It has a total capacity of 512 MB bytes. It is 4-way set associative with a block size of 16 bytes. Give your answers to the following questions in terms of these parameters. (a) Which bits of the address are used to select a word within a block? (b) Which bits of the address are used to select the set within the cache? (c) How many bits are in each tag? (d) How many tag bits are in the entire cache? (e) What is the total size of the cache in bytes?

Answer 1

Answer:

See explaination

Explanation:

If the computer processor can find the data it needs for its next operation in cache memory, it will save time compared to having to get it from random access memory. L1 is "level-1" cache memory, usually built onto the microprocessor chip itself.

The level 1 cache is a memory cache which is built directly into the microprocessor, which is used for storing the microprocessor's recently accessed information, thus it is also called the primary cache.

See the attached file for detailed and step by step solution suitable for the given problem.

See attachment.