1answer.
Ask question
Login Signup
Ask question
All categories
  • English
  • Mathematics
  • Social Studies
  • Business
  • History
  • Health
  • Geography
  • Biology
  • Physics
  • Chemistry
  • Computers and Technology
  • Arts
  • World Languages
  • Spanish
  • French
  • German
  • Advanced Placement (AP)
  • SAT
  • Medicine
  • Law
  • Engineering
Salsk061 [2.6K]
3 years ago
8

1. How many bits would you need to address a 2M × 32 memory if:

Computers and Technology
1 answer:
Dominik [7]3 years ago
5 0

Answer:

  1. a) 23       b) 21
  2. a) 43        b) 42
  3. a) 0          b) 0

Explanation:

<u>1) How many bits is needed to address a 2M * 32 memory </u>

2M = 2^1*2^20, while item =32 bit long word

hence ; L = 2^21 ; w = 32

a) when the memory is byte addressable

w = 8;  L = ( 2M * 32 ) / 8 =  2M * 4

hence number of bits =  log2(2M * 4)= log2 ( 2 * 2^20 * 2^2 ) = 23 bits

b) when the memory is word addressable

W = 32 ; L = ( 2M * 32 )/ 32 = 2M

hence the number of bits = log2 ( 2M ) = Log2 (2 * 2^20 ) = 21 bits

<u>2) How many bits are required to address a 4M × 16 main memory</u>

4M = 4^1*4^20 while item = 16 bit long word

hence L ( length ) = 4^21 ; w = 16

a) when the memory is byte addressable

w = 8 ; L = ( 4M * 16 ) / 8 = 4M * 2

hence number of bits = log 2 ( 4M * 2 ) = log 2 ( 4^1*4^20*2^1 ) ≈ 43 bits

b) when the memory is word addressable

w = 16 ; L = ( 4M * 16 ) / 16 = 4M

hence number of bits = log 2 ( 4M ) = log2 ( 4^1*4^20 ) ≈ 42 bits

<u>3) How many bits are required to address a 1M * 8 main memory </u>

1M = 1^1 * 1^20 ,  item = 8

L = 1^21 ; w = 8

a) when the memory is byte addressable

w = 8 ; L = ( 1 M * 8 ) / 8 = 1M

hence number of bits = log 2 ( 1M ) = log2 ( 1^1 * 1^20 ) = 0 bit

b) when memory is word addressable

w = 8 ; L = ( 1 M * 8 ) / 8 = 1M

number of bits = 0

You might be interested in
When recording data on a multiple-disk storage system, should we fill a complete disk surface before starting on another surface
Cerrena [4.2K]

The user needs to complete the entire disk surface first before starting another surface.

Explanation:

When you are using a multiple disk storage system to write the data the disk automatically writes the disk based on the algorithm for better efficiency and availability of the disk space.

hence when you are recording a data on a multiple disk storage system, it is recommended to fill the complete disk surface initially before you start the another surface to record the data.

4 0
3 years ago
Hi! This is python coding. Please don't take advantage, actually, answer!
Greeley [361]

Answer:

Try and do number = 7

If that does not work then I dont know what to tell you.

Explanation:

8 0
3 years ago
People who are reading this:
Gnom [1K]

Answer:

Awe thanks hun!

Explanation:

3 0
3 years ago
Read 2 more answers
 In which part of a professional email should you try to be brief, but highly descriptive? 
quester [9]
The subject line should be a brief message explaining some of the contents of the email.
4 0
3 years ago
A 1024-bit message is sent that contains 992 data bits and 32 CRC bits. CRC is computed using the IEEE 802 standardized, 32-degr
Studentka2010 [4]

Answer:

a) Yes

b) Yes

c) Yes

d) No

e) Yes

f) No

Explanation:

a) All single-bit errors  are caught by Cyclic Redundancy Check (CRC) and it produces 100 % of error detection.

b) All double-bit errors for any reasonably long message  are caught by Cyclic Redundancy Check (CRC) during the transmission of 1024 bit. It also produces 100 % of error detection.

c) 5 isolated bit errors  are not caught by Cyclic Redundancy Check (CRC) during the transmission of 1024 bit since CRC may not be able to catch all even numbers of isolated bit errors so it is not even.

It produces nearly 100 % of error detection.

d) All even numbers of isolated bit errors may not be caught by Cyclic Redundancy Check (CRC) during the transmission of 1024 bit. It also produces 100 % of error detection.

e) All burst errors with burst lengths less than or equal to 32 are caught by Cyclic Redundancy Check (CRC) during the transmission of 1024 bit. It also produces 100 % of error detection.

f) A burst error with burst length greater than 32 may not be caught by Cyclic Redundancy Check (CRC) during the transmission of 1024 bit.

Cyclic Redundancy Check (CRC) does not detect the length of error burst which is greater than or equal to r bits.

4 0
3 years ago
Other questions:
  • ASAP HELP NO GUESS A new pet store wants to design a logo to be displayed on business cards, posters in the shop’s windows, and
    9·2 answers
  • Southern States<br> Wanted...<br> But...<br> So...
    12·1 answer
  • The dlci field in the frame relay header is _________ bits long.
    14·1 answer
  • When did mac start? when did windows start? when did lynux start?
    13·2 answers
  • Wireless attacks avoid the access points to limit detection. <br> a. True <br> b. False
    9·1 answer
  • Which collaboration website is best suited for social collaboration? www.media.iearn.org/projects www.meetup.com www.quest.nasa.
    9·1 answer
  • Identify the benefit of modeling to communicate a solution. ​
    11·2 answers
  • The name of a person their address and their contact information like phone number and email address or consider the minimum inf
    9·1 answer
  • Give four advantages for ssd compared to hdd
    15·2 answers
  • CODEHS- Please help!
    8·1 answer
Add answer
Login
Not registered? Fast signup
Signup
Login Signup
Ask question!