1answer.
Ask question
Login Signup
Ask question
All categories
  • English
  • Mathematics
  • Social Studies
  • Business
  • History
  • Health
  • Geography
  • Biology
  • Physics
  • Chemistry
  • Computers and Technology
  • Arts
  • World Languages
  • Spanish
  • French
  • German
  • Advanced Placement (AP)
  • SAT
  • Medicine
  • Law
  • Engineering
qaws [65]
3 years ago
12

Sally types documents that have a few numbers but mostly letters. To enter these numbers, she should use the

Computers and Technology
1 answer:
Pavlova-9 [17]3 years ago
6 0

Answer:

A. numbers  across the top row of the keyboard

Explanation:

You might be interested in
Which block in this module represents the variable?
sasho [114]

Explanation:

jdbfifnmathljnfeijrjdjej.http.com

6 0
3 years ago
What is up what everbody up to
andriy [413]

Answer: Eating chicken. drinking cool aid, and playing basketball

Explanation: look at my skin color and u will understand

5 0
2 years ago
Read 2 more answers
Calculate the performance of a processor taking into account stalls due to data cache and instruction cache misses. The data cac
zhuklara [117]

Answer:

- Calculate the additional CPI due to the icache stalls.

- Calculate the additional CPI due to the dcache stalls.  

- Calculate the overall CPI for the machine.

The additional CPI due to icache stalls = Hit Rate * Hit Latency + Miss Rate*  

Miss Penalty = 0.9*2 + 0.1*50 = 1.8 + 5 = 6.8  

The additional CPI due to dcache stalls = 0.92*2 + 0.08*124 = 11.76  

The overall CPI = 0.3*11.76 + 0.7*1.0 + 1.0*6.8 = 11.03 7.  

Explanation:

6 0
3 years ago
Determine the number of cache sets (S), tag bits (t), set index bits (s), and block offset bits (b) for a 40964096-byte cache us
pogonyaev

Complete Question:

Determine the number of cache sets (S), tag bits (t), set  index bits (s), and block offset bits (b) for a 4096-byte cache using 32-bit memory addresses, 8-byte cache blocks and a 8-way associative design. The cache has :

Cache size = 1024 bytes, sets t = 26.8, tag bits, s = 3.2, set index bit =2

Answer:

Check below for explanations

Explanation:

Cache size = 4096 bytes = 2¹² bytes

Memory address bit = 32

Block size = 8 bytes = 2³ bytes

Cache line = (cache size)/(Block size)

Cache line = \frac{2^{12} }{2^{3} }

Cache line = 2⁹

Block offset = 3 (From 2³)

Tag = (Memory address bit - block offset - Cache line bit)

Tag = (32 - 3 - 9)

Tag = 20

Total number of sets = 2⁹ = 512

3 0
3 years ago
Which device on a network performs network address translation?
Alika [10]
Network Address Translation<span> (NAT) is the answer</span>
4 0
3 years ago
Other questions:
  • To access WordPad, Jill will click on Start, All Programs, Accessories, and WordPad. To access Notepad, Karl will click on Start
    5·1 answer
  • What type of font color should Kim select if she chooses a dark-colored design theme for her presentation?
    14·2 answers
  • A _______ area network is a type of wireless network that works within your immediate surroundings to connect cell phones to hea
    9·2 answers
  • 1. Write an expression whose value is the result of converting the str value associated with s to an int value. So if s were ass
    12·1 answer
  • My name Jeff <br><br> what movie is this off of
    6·2 answers
  • Can some one help me i do not now how to give a BRANLEST. if you help i will give you one BRANLEST.
    7·2 answers
  • What are the different types of document required for mail merge?
    5·1 answer
  • Why would researching the average earnings by major and by career be useful to you as you choose an institute for higher educati
    10·1 answer
  • Which statement is true about biometrics as an authentication method?​
    11·1 answer
  • A(n) _____ is a data validation rule that should be applied to mandatory data items.
    15·1 answer
Add answer
Login
Not registered? Fast signup
Signup
Login Signup
Ask question!