1answer.
Ask question
Login Signup
Ask question
All categories
  • English
  • Mathematics
  • Social Studies
  • Business
  • History
  • Health
  • Geography
  • Biology
  • Physics
  • Chemistry
  • Computers and Technology
  • Arts
  • World Languages
  • Spanish
  • French
  • German
  • Advanced Placement (AP)
  • SAT
  • Medicine
  • Law
  • Engineering
deff fn [24]
3 years ago
14

For the system in problem 4, suppose a main memory access requires 30ns, the page fault rate is .01%, it costs 12ms to access a

page not in memory (this time includes the time necessary to transfer the page into memory, update the page table, and access the data). Also suppose a TLB hit requires 7ns, the cache miss rate is 3%, the TLB hit rate is 95%, a cache hit requires 15 ns. On a TLB or cache miss, the time required for access includes a TLB and/or cache update, but the access is not restarted. On a page fault, the page is fetched from disk, all updates are performed but the access is restarted . All references are sequential (no overlap, nothing done in parallel)
a.) Calculate the time for a TLB hit and a cache hit.

b.) Calculate the EAT (effective access time) for a TLB hit.
Engineering
1 answer:
raketka [301]3 years ago
8 0

Answer:

a. 7.75

b. 24.4

Explanation:

The Operating system uses virtual memory and page tables maps these virtual address to physical address. TLB works as a cache for such mapping.

program >>> TLB >>> cache >>> Ram

A program search for a page in TLB, if it doesn't find that page it's a TLB miss and then further looks for the page in cache.

If the page is not in cache then it's a cache miss and further looks for the page in RAM.

If the page is not in RAM, then it's a page fault and program look for the data in secondary storage.

So, typical flow would be

Page Requested >> TLB miss >> cache miss >>main memory>> page fault >> looks in secondary memory.

Here,

Main memory access time= 30 ns

Page fault rate=.01%

page fault service time= 12ns

TLB access time=7 ns

TLB hit rate= .95%

TLB miss rate =1-.95=.05%

cache access time = 15 ns

cache miss rate= .3%

cache hit rate = 1-.3=.97%

So,

a) TLB hit time= TLB access time = 7 ns

cache hit time = TLB hit rate * TLB access time + TLB miss rate * ( TLB access time + cache hit time)

= .95 * 7 + .05 * (7+15)

= 7.75 ns

b) EAT for TLB hit= 7ns

Total EAT = TLB hit rate *( TLB access time + Cache hit rate * cache access time + cache miss rate * (cache + main memory access time))+ TLB miss rate ( TLB access time + main memory access time + cache hit rate * cache access time + cache miss rate ( cache + main memory access time))

= .95 *( 7 + (.97*15) + .03(15+30))+ .05*(7+30+(.97*15) + .03 ( 15 + 30))=24.4 ns

You might be interested in
Which of the following is not a function of the cooling system
Pie

Answer:

hola soy dora

Explanation:

5 0
2 years ago
Which of the following describes all illustrations created by freehand?
Klio2033 [76]

extension lines,sketches,leader lines,dimensions describes all illustrations created by freehand.

5 0
3 years ago
Read 2 more answers
A student engineer is given a summer job to find the drag force on a new unmaned aerial vehicle that travels at a cruising speed
yan [13]

Answer:

b. 1232.08 km/hr

c. 1.02 kn

Explanation:

a) For dynamic similar conditions, the non-dimensional terms R/ρ V2 L2 and ρVL/ μ should be same for both prototype and its model. For these non-dimensional terms , R is drag force, V is velocity in m/s, μ is dynamic viscosity, ρ is density and L is length parameter.

See attachment for the remaining.

3 0
3 years ago
You are to design two CONCEPTUALLY different synchronous state machines (Mealy and Moore) that perform the task described below.
allochka39001 [22]
Answer:








Explanation:









I hope this helps!
3 0
3 years ago
Consider a multiprocessor system and a multithreaded program written using the many-to-many threading model. Let the number of u
Montano1993 [528]

Answer:

At the point when the quantity of bit strings is not exactly the quantity of processors, at that point a portion of the processors would stay inert since the scheduler maps just part strings to processors and not client level strings to processors. At the point when the quantity of part strings is actually equivalent to the quantity of processors, at that point it is conceivable that the entirety of the processors may be used all the while. Be that as it may, when a part string obstructs inside the portion (because of a page flaw or while summoning framework calls), the comparing processor would stay inert. When there are more portion strings than processors, a blocked piece string could be swapped out for another bit string that is prepared to execute, in this way expanding the use of the multiprocessor system.When the quantity of part strings is not exactly the quantity of processors, at that point a portion of the processors would stay inert since the scheduler maps just bit strings to processors and not client level strings to processors. At the point when the quantity of bit strings is actually equivalent to the quantity of processors, at that point it is conceivable that the entirety of the processors may be used at the same time. Be that as it may, when a part string hinders inside the piece (because of a page flaw or while summoning framework calls), the relating processor would stay inert. When there are more portion strings than processors, a blocked piece string could be swapped out for another bit string that is prepared to execute, along these lines expanding the usage of the multiprocessor framework.

4 0
2 years ago
Other questions:
  • A tank contains 350 liters of fluid in which 50 grams of salt is dissolved. Pure water is then pumped into the tank at a rate of
    8·1 answer
  • This problem demonstrates aliasing. Generate a 512-point waveform consisting of 2 sinusoids at 200 and 400-Hz. Assume a sampling
    8·1 answer
  • A 16-lb solid square wooden panel is suspended from a pin support at A and is initially at rest. A 4-lb metal sphere is shot at
    8·1 answer
  • A common chef's knife is single-beveled.<br> TRUE<br> FALSE
    10·1 answer
  • Question 10 of 25
    6·2 answers
  • In your role, you are responsible for making sure that delivery trucks depart from the building on time. When a truck arrives la
    10·1 answer
  • Question 8(Multiple Choice Worth 2 points)
    6·1 answer
  • 10.16.1: LAB: Interstate highway numbers (Python)
    9·1 answer
  • OSHA requires safe work practices when working around brake shoes and clutches that contain asbestos.
    5·1 answer
  • 7. If you can't ignore a distraction, what should you do?
    15·1 answer
Add answer
Login
Not registered? Fast signup
Signup
Login Signup
Ask question!