In a balanced Y-Y three-phase circuit 120 10 Van V rms. The load impedance per phase is 20 15 ZZ j L Y . Determine
1 answer:
Given Information:
Balanced Y-Y three phase circuit
Phase Voltage = Van = 120 < 10° V
Load Impedance = Zy = 20 +j15 Ω = 25 < 36.86° Ω
Required Information:
Load Voltages = Vab, Vbc, Vca = ?
Line currents = Ia, Ib, Ic = ?
Answer:
Vab = 208 < 40°
Vbc = 208 < -80°
Vca = 208 < 160°
Ia = 4.8 < -26.86°
Ib = 4.8 < -146.86°
Ic = 4.8 < 93.14°
Explanation:
Since it is balanced 3 phase system, all phases have equal magnitude and 120° phase shift
Van = 120 < 10° V
Vbn = 120 < -110° V
Vcn = 120 < 130° V
In a Y connected system, the phase voltage and line voltage are related as
Vab = (Van) <+30°
Vab = *120<10°+30°
Vab = 208 < 40°
Vbc = 208 < -80°
Vca = 208 < 160°
In a Y connected circuit, Iphase = Iline
Ia = Van/Zy
Ia = 120 < 10°/25 < 36.86°
Ia = 4.8 < -26.86°
Ib = 4.8 < -146.86°
Ic = 4.8 < 93.14°
You might be interested in
Answer: hello your question is incomplete below is the complete question
answer:
N010 GO2 X7.0 Y2.0 15.0 J2.0 ( option 1 )
Explanation:
Given that the NC machining has to be moved from point ( 5,4 ) to point ( 7,2 ) along a circular path
GO2 = circular interpolation in a clockwise path
G91 = incremental dimension
<em>hence the correct option is </em>:
N010 GO2 X7.0 Y2.0 15.0 J2.0
The current IDS is greater than 0 since the VGS has induced an inversion layer and the transistor is operating in the saturation region.
<u>Explanation:</u>
- Since
>
because
> Vt.
- By the saturation region the MOSFET is operating.
- A specific source voltage and gate of NMOS, the voltage get drained during the specific level, the drain voltage is rises beyond where there is no effect of current during saturated region.
- MOSFET is a transistor which is a device of semiconductor vastly used for the electronic amplifying signals and switching in the devices of electronics.
- The core of this is integrated circuit.
- It is fabricated and designed in an individual chips due to tiny sizes.