A hypothetical accumulator processor uses one of the following 16-bit instruction formats, depending on the instruction.(a) (10
points.) Draw a block diagram of this CPU, showing the sequencer, ALU, memory, and control and data registers, and use arrows to indicate how the various parts interact with each other. Assume that instructions and data are accessed using an MAR and MDR register. (This will be the Von Neumann architecture diagram of this processor, much like the one we created in class.)(b) (20 points.) Give a control unit design for this processor using D-flip-flops similar to the one we designed in the lectures for Vesp 1.0. The design should include fetch, decode and execute steps in as much detail as possible.(c) (20 points) Give a datapath design, also using D-flip-flops for the MDR register of this processor, clearly describing all the transfers into the MDR with the help of a typical flip-flop as we did in class by making sure that you completely specify both the data and clock inputs for that flip-flop.
1 answer:
You might be interested in
Answer:
•Estimated density = 39.685Pc/mi/en
•Level of service, LOS frequency = LOSC
Explanation:
We are given:
•Freeway current lane width,B = 12ft
• freeway current shoulder width,b = 6ft
• percentage of heavy vehicle, Ptb = 10℅
• peak hour factor, PHF = 0.9
Let's consider,
•Number of lanes N = 4
• flow of traffic V = 7500vph
• percentage of Rv = 0, therefore the freeflow speed in freeway FFS = 70mph
• cars equivalent for recreational purpose Er= 2
•cars to be used for trucks and busses Etb= 2.5
Let's first calculate for the heavy adjustment factor.
We have:
Substituting figures in the equation we have:
= 0.75
Let's now calculate equivalent flow rate of the car using:
= 2777.7 pc/h/en
Calculating for traffic density, we have:
D = 39.685 Pc/mi/en
Using the table for LOS criteria of basic frequency segment, the level of service LOS of frequency is LOSC